MAR 3 0 2005 No

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: James Loran Ball

Attorney Docket No.: ALTRP134/A1466

Application No.: 10/815,478

Examiner: Please assign

Filed: March 31, 2004

Group: 2183

Title: OPTIMIZED PROCESSORS AND

INSTRUCTION ALIGNMENT

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first-class mail on March 28, 2005 in an envelope addressed to the Commissioner for Patents, P.O. Box 1450

Alexandria, VA 22213-1450.

Signed:

Joyce L. Ferreira

OSURE STATEMENT

INFORMATION DISCLOSURE STATEMENT 37 CFR §§1.56 AND 1.97(b)

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

The references listed in the attached PTO Form 1449, copies of which are attached, may be material to examination of the above-identified patent application. Applicants submit these references in compliance with their duty of disclosure pursuant to 37 CFR §§1.56 and 1.97. The Examiner is requested to make these references of official record in this application.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

This Information Disclosure Statement is: (i) filed within three (3) months of the filing date of the above-referenced application, (ii) believed to be filed before the mailing date of a first Office Action on the merits, or (iii) believed to be filed before the mailing of a first Office Action after the filing of a Request for Continued Examination under §1.114. Accordingly, it is believed that no fees are due in connection with the filing of this Information Disclosure Statement. However, if it is determined that any fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 500388 (Order No. ALTRP134).

Respectfully submitted,

BEYER WEAVER & THOMAS, LLP

P.O. Box 70250 Oakland, CA 94612-0250

Registration No. 46,850

18 Worm 1449 (Modified)	Atty Docket No.	Application No.:
	ALTRP134/1466	10/815,478
Information Disclosure	Applicant:	
Statement By Applicant	James Loran Ball	
	Filing Date	Group
(Use Several Sheets if Necessary)	March 31, 2004	2183

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
	A						
	В						
	С						
	D						
	E						
	F						
	G						

Foreign Patent or Published Foreign Patent Application

	_	or eight attent	01 1 4 4 1 1 1 1 1 1					
Examiner		Document	Publication	Country or		Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	J							<u> </u>
	K							
	L						ļ	
	M						<u> </u>	
	N						İ	

Other Documents

No.	Author, Title, Date, Place (e.g. Journal) of Publication			
0	Linley Gwennap, "Intel Discloses New IA-64 Features Rotating Registers			
	Reduce Code Expansion: Merced Touted for Big Servers" Microdesign			
	Resources, March 8, 1999, Microprocessor Report			
P	Lars T. Hansen, "Larceny Note #6: Larceny on the SPARC" retrieved from			
	www.ccs.neu.edu/home/will/larceny/notes/notes6-sparc.html, May 5, 1998			
Q	MIPS Instruction Reference, retrieved from			
	www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html. updated September			
	10, 1998			
R	Nikolova et al., "A Compression/Decompression Scheme for Embedded			
	Systems Code", Electronic Systems and Control Division Research 2003, pp.			
	36-38.			
	Date Considered			
	O P Q			

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.